

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria Virginia 22313-1450

I	APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
•	09/887,337	06/25/2001	In Duk Song	8733.425.00	5925
	30827	7590 12/29/2003	•	EXAM	INER
		LONG & ALDRIDG	E LLP	CHOWDHURY, TARIFUR RASHID	
	1900 K STRE	ET, NW DN, DC 20006		ART UNIT	PAPER NUMBER

DATE MAILED: 12/29/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

es.	Application No.	Applicant(s)
	09/887,337	SONG, IN DUK
Office Action Summary	Examiner	Art Unit
	Tarifur R Chowdhury	2871
The MAILING DATE of this communication eriod for Reply	appears on the cover sheet w	ith the correspondence address
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication If the period for reply specified above is less than thirty (30) days, I If NO period for reply is specified above, the maximum statutory pe Failure to reply with, by s Any reply received by the Office later than three months after the n earmed patent term adjustment. See 37 CFR 1.704(b).	DN. R 1.136(a). In no event, however, may a it. a reply within the statutory minimum of thireleft will apply and will expire SIX (6) MOh tatute, cause the application to become Af	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. 3ANDONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed on 1	2/02/03.	
2a) This action is FINAL . 2b) ⊠ T	This action is non-final.	
Since this application is in condition for all closed in accordance with the practice und		
Sisposition of Claims		
4)⊠ Claim(s) 1-16 is/are pending in the applica	tion.	
4a) Of the above claim(s) is/are with	drawn from consideration.	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-16</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction are	nd/or election requirement.	
application Papers		
9)☐ The specification is objected to by the Exar	miner.	
10) The drawing(s) filed on is/are: a) □	accepted or b) objected to	by the Examiner.
Applicant may not request that any objection to	the drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the co	rrection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d)
11) The oath or declaration is objected to by the	e Examiner. Note the attached	d Office Action or form PTO-152.
riority under 35 U.S.C. §§ 119 and 120		
12) ☐ Acknowledgment is made of a claim for for a) ☐ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority docum 2. ☐ Certified copies of the priority docum 3. ☐ Copies of the certified copies of the application from the International Bu * See the attached detailed Office action for a 13) ☐ Acknowledgment is made of a claim for dom since a specific reference was included in the 37 CFR 1.78. a) ☐ The translation of the foreign language.	nents have been received. nents have been received in A priority documents have been reau (PCT Rule 17.2(a)). list of the certified copies not nestic priority under 35 U.S.C. e first sentence of the specific	Application No received in this National Stage received. § 119(e) (to a provisional applicatio ation or in an Application Data She
14) Acknowledgment is made of a claim for dom reference was included in the first sentence	nestic priority under 35 U.S.C.	§§ 120 and/or 121 since a specific
Mach		
stacnment(s)		
uttachment(s)) Notice of References Cited (PTO-892)	4) Interview S	Summary (PTO-413) Paper No(s)

Art Unit: 2871

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/01/03 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- Claims 1, 2 and 6-16 are rejected under 35 U.S.C. 102(e) as being anticipated by Komatsu, USPAT 6,335,770.
- 4. Komatsu discloses in col. 5, lines 40-65 and shows in Fig. 5 (reproduced below), an in-plane switching type liquid crystal display device comprising:
 - a plurality of data lines (102) for applying data signals to a thin film transistor array;


Art Unit: 2871

- a plurality of gate lines (101) for applying gate signals to the thin film transistor array;
- a plurality of gate links extended from the plurality of gate lines (101) into an outer area of the thin film transistor array; and
- a plurality of common voltage lines connected to common voltage pads (157),
 being provided in such a manner to cross the plurality of gate links, for
 applying a common voltage to a liquid crystal at the outer area of the thin film
 transistor array.

Further, according to applicant's own enabling disclosure the structure of Komatsu must be sufficient to achieve the claimed performance recitation such as the common voltage reducing a gate voltage at the plurality of gate links.

Art Unit: 2871

FIG.5



Komatsu also shows in Fig. 5 that the common voltage lines are parallel to the gate lines (101).

Accordingly, claims 1, 2 and 6 are anticipated.

As to claim 7, Komatsu shows in Fig. 5 that the in-plane switching liquid crystal display device further comprising:

- a plurality of gate pads (151) connected to the gate links and electrically disposed between the gate links and an external power source; and
- a plurality of common voltage pads (157) connected to the common voltage lines and electrically disposed between the common voltage lines and the external power source.

Art Unit: 2871

Accordingly, claim 7 is anticipated.

As to claims 8-11 and 14, Fig. 5 of Komatsu also shows that the gate pads (151), data pads (155) and the common voltage pads (157) are located in an area outside of the thin film transistor array.


As to claims 12 and 13, Komatsu also shows in Fig. 5 that at least one common line that is parallel to the data line (102) crosses the gate lines (101) in an area between the gate pads (151) and the thin film transistor array.

As to claims 15 and 16, Komatsu shows in Fig. 5 that at least one common line crosses the data lines (102) in an area between the data pads (155) and the thin film transistor array.

- Claims 1-16 are rejected under 35 U.S.C. 102(e) as being anticipated by Ashizawa et al., (Ashizawa), USPAT 6,456,350.
- 6. Ashizawa discloses in col. 9, lines 27-67 and shows in Fig. 6, an in-plane switching type liquid crystal display device comprising:
 - a plurality of data lines (DL) for applying data signals to a thin film transistor
 array:
 - a plurality of gate lines (GL) for applying gate signals to the thin film transistor
 array;
 - a plurality of gate links extended from the plurality of gate lines (GL) into an outer area of the thin film transistor array; and
 - a plurality of common voltage lines (CC1, CC2) connected to common voltage
 pads (CP), being provided in such a manner to cross the plurality of gate

Art Unit: 2871

links, for applying a common voltage to a liquid crystal at the outer area of the thin film transistor array.



Further, according to applicant's own enabling disclosure the structure of

Ashizawa must be sufficient to achieve the claimed performance recitation such as the

common voltage reducing a gate voltage at the plurality of gate links.

Ashizawa also shows (Fig. 6) that plurality of gate pads (GP) that are located outside of the thin film transistor array are connected to the gate links and electrically disposed between the gate links and an external power source.

Ashizawa also shows (Fig. 6) that a plurality of data pads (DP) are connected to the data links.

Ashizawa further shows (Fig. 6) that a common voltage line is parallel to the data lines (DL) and a common voltage line is parallel to the gate line (GL).

Art Unit: 2871

Accordingly, claims 1, 2 and 6-16 are anticipated.

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over
 Ashizawa as applied to claims 1, 2 and 6-16 above.
- 9. As to claims 3-5, standard driving common voltage for driving an LCD is approximately 5Vand standard gate low voltage ranges from 0V to –5 V whereas standard gate high voltage is approximately 20V. Therefore, it would have obvious to apply standard voltages to the common voltage line or the gate signal line to avail a proven driving method of a liquid crystal display.

Response to Arguments

 Applicant's arguments filed on 12/02/03 have been fully considered but they are not persuasive.

In response to applicant's argument that in Komatsu and Ashizawa do not disclose the limitation such as the plurality of common voltage lines applying common voltage to a liquid crystal layer at the outer area of the thin film transistor array to reduce a gate voltage at the plurality of gate links, it is respectfully pointed out to applicant that Komatsu clearly shows in Fig. 5 and Ashizawa clearly shows in Fig. 6 that the common voltage lines are formed at the outer area of the thin film transistors and further

according to applicant's own enabling disclosure the structure of Komatsu and

Ashizawa must be sufficient to achieve the claimed performance recitation such as the

common voltage reducing a gate voltage at the plurality of gate links.

Therefore, the rejection was proper and thus maintained.

Conclusion

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tarifur R Chowdhury whose telephone number is (703) 308-4115. The examiner can normally be reached on M-Th (6:30-5:00) Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Kim can be reached on (703) 305-3492. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

T. Chowdhury

Primary Examiner
Technology Center 2800

TRC December 22, 2003